

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number
WO 2004/023423 A2

(51) International Patent Classification⁷: **G08C 19/02**

(21) International Application Number:
PCT/US2003/027561

(22) International Filing Date:
3 September 2003 (03.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/236,874 6 September 2002 (06.09.2002) US

(71) Applicant: ROSEMOUNT INC. [US/US]; 12001 Technology Drive, Eden Prairie, MN 55344 (US).

(72) Inventors: TRIMBLE, Steven, R.; 4428 Coachman Lane NE, Prior Lake, MN 55372 (US). ORTH, Kelly, M.; 15621 Highview Drive, Apple Valley, MN 55124 (US). NELSON, Richard, L.; 1070 Lyman Court, Chanhassen, MN 55317 (US). TYSON, David, G.; 16367 South Manor Road, Eden Prairie, MN 55346 (US).


(74) Agents: BOHN, David, C. et al.; Westman, Champlin & Kelly, P.A., Suite 1600 - International Centre, 900 Second Avenue South, Minneapolis, MN 55402-3319 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT (utility model), AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), CZ, DE (utility model), DE, DK (utility model), DK, DM, DZ, EC, EE (utility model), EE, ES, FI (utility model), FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,

[Continued on next page]

(54) Title: LOW POWER PHYSICAL LAYER FOR A BUS IN AN INDUSTRIAL TRANSMITTER



(57) Abstract: A process variable transmitter (200) connects a serial bus (232) to an accessory load. A supply limiter circuit (234) provides a first supply current limit and provides a stored energy output (236). A recessive driver circuit (238) draws a drive current from the stored energy output (236) and couples the drive current to the serial bus (232). The recessive driver circuit (238) provides a drive current limit. A dominant driver circuit (242) has a dominant state in which it conducts the drive current, and an inactive state in which the drive current is available to the accessory load.

WO 2004/023423 A2



SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

- without international search report and to be republished upon receipt of that report

LOW POWER PHYSICAL LAYER FOR A BUS IN AN INDUSTRIAL TRANSMITTER

5

FIELD OF THE INVENTION

The present invention relates generally to industrial process variable transmitters. In particular, the present invention relates to physical layers for digital communication protocols in such transmitters.

10

BACKGROUND OF THE INVENTION

Industrial process variable transmitters can be modular. Modular transmitters can be assembled with different feature modules to provide a desired process variable output protocol, field wiring housing, local display or other modular features. The feature modules are either mounted directly on the transmitter or, in the case of a display, within about 30 meters of the industrial transmitter.

Industrial process variable transmitters are frequently installed in areas of an industrial plant where incensive atmospheres may be present. Process variable output protocols are energy limited to avoid igniting the incensive atmospheres under fault conditions. Typically, an energy limited two wire 4-20 mA loop is used, and the loop provides all of the transmitter's energization.

Circuitry inside the transmitter that senses a process variable and that provides the process variable output uses most of the minimal amount of power available to the transmitter when the loop is operating at 4 mA. Very little power, typically 1 - 2 milliwatts, is available for energizing accessory loads and for digitally communicating with feature modules.

An extremely low power circuit is needed for energizing and communicating with feature modules without exceeding the available power limits in a transmitter.

30

-2-

SUMMARY OF THE INVENTION

Disclosed is a process variable transmitter that comprises connections that are mateable and demateable with an accessory load. The connections includes a bus contact and a common contact. The process variable transmitter
5 also comprises a transmitter circuit that has a common conductor coupled to the common contact, and that has a supply conductor, a serial input and a serial output.

A receiver circuit in the process variable transmitter is coupled to the serial input and couples to the bus contact through a serial bus.

10 A supply limiter circuit draws a supply current from the supply conductor and provides a stored energy output. The supply limiter circuit provides a supply current limit.

A recessive driver circuit draws a drive current from the stored energy output and couples the drive current to the serial bus, the recessive driver circuit
15 provides a drive current limit.

A dominant driver circuit couples between the serial output and the serial bus. The dominant driver circuit has a dominant state in which it conducts the drive current, and an inactive state in which the drive current is available to the accessory load.

20 These and various other features as well as advantages that characterize the present invention will be apparent upon reading of the following detailed description and review of the associated drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an exploded view of a modular differential pressure
25 transmitter and a feature module.

FIG. 2 illustrates a transmitter with pigtail connections.

FIG. 3 illustrates a block diagram of a first embodiment of a process variable transmitter.

-3-

FIG. 4 illustrates a block diagram of a second embodiment of a process variable transmitter.

FIGS. 5-6 together illustrate a schematic diagram of a physical layer for a bus in a process variable transmitter.

5 FIG. 7 illustrates a schematic circuit diagram of an alternative embodiment of a start up circuit.

FIG. 8 illustrates a schematic diagram of an alternative embodiment of a supply limiter circuit.

10

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

In the embodiments described below, an industrial process variable transmitter is provided with a bus. The bus energizes any feature modules connected to the transmitter and also carries digital communication between the transmitter and the feature modules. The bus includes a physical layer that is an
15 extremely low power circuit that provides both energization and communication on the same bus contact without exceeding the available power limits in a transmitter. The physical layer includes a first current limiter that sets a limit on the amount of power that the physical layer draws from a transmitter circuit and provides a stored energy output for the physical layer. The physical layer also
20 includes a recessive bus driver that that draws its drive current from the stored energy output and sets a further second drive current limit. The physical layer also includes a dominant driver circuit that has an inactive state in which drive
current is available to the accessory load. The transmitter operates well within the power limitations of the 4-20 mA or other energy limited process variable
25 output protocol and without interfering with process variable sensing or providing the process variable output. The physical layer can operate on 200 microamperes or less of the loop current because the physical layer has low switching losses during communication without significant loss of noise immunity.

-4-

CMOS logic, FET's and low power operational amplifiers and comparators are used to minimize static power consumption. Current limiting circuits control peak and average current consumption.

FIG. 1 illustrates an exploded view of a modular differential pressure transmitter 100 and a feature module 102. Transmitter 100 includes a pressure sensing module 104 that can be bolted to a coplanar flange 106 and flange adapter unions 108 illustrated in dashed lines. The flange adapter unions 108 are threaded and connect to threaded pipes that carry pressurized process fluids to the pressure transmitter 100 for sensing.

Transmitter 100 also includes a transmitter electronics housing 110 that is sealed to the pressure sensing module 104. The housing 110 encloses the transmitter's electronic circuits (not illustrated in FIG. 1) and includes an electrical connector 112 that is preferably hermetically sealed. The electrical connector 112 includes a number of contacts including a bus contact 114 and a common contact 116 for connecting the transmitter 100 to any of various feature modules or accessories.

One such feature module is the feature module 102 that screws or threads on the electrical connector 112. The feature module 102 includes a liquid crystal display (LCD) circuit 120. LCD 120 displays the current value of the process variable sensed by the transmitter 100 or other data received from the transmitter 100. The LCD circuit 120 is connected to the bus contact 114 and the common contact 116. The LCD display circuit is energized from the bus contact 114 and also communicates digital data to and from the bus contact 114. The liquid crystal display (LCD) circuit 120 is coupled to the connections 114, 116. The process variable transmitter 100 energizes and controls the liquid crystal display circuit 120. The liquid crystal display circuit 120 can be disposed locally, as illustrated, or can be disposed in a location that is remote from the process variable transmitter 100 and convenient for viewing by an operator. The LCD 120 can be up to 100 feet from the transmitter 100. Feature modules such as a

-5-

temperature sensor module or a barometric pressure sensor module can also be coupled to the connections 114, 116.

The feature module 102 also includes a field wiring compartment (not illustrated) that is closed by a compartment cover 122. Field wiring 124 from a process control system (not illustrated) passes through a threaded conduit opening 126 and connects to a two wire output interface of the transmitter 100. The connector 112 also includes contacts carrying the two wire output interface. The field wiring 124 energizes the transmitter 100.

The transmitter 100, in turn, energizes and controls the LCD display 120 by way of the bus contact 114 and the common conductor 116. In some instances, the common conductor 116 may be used as a return conductor for both the bus and the two wire interface. The circuitry of transmitter 100 is explained in more detail below in examples illustrated in FIGS. 3-8.

FIG. 2 illustrates a transmitter 101 with pigtail connections 115, 117, 119. Reference numerals used in FIG. 2 that are the same as reference numerals used in FIG. 1 identify the same or similar features. In FIG. 2, the transmitter 101 does not have a threaded electrical connector, but instead has pigtails 115, 117, 119 for connecting the transmitter 101 to a bus or other feature modules or accessories. The arrangement shown in FIG. 2 can be used, for example, with a Rapidfire bus. The pigtails 115, 117, 119 are mateable and demateable with an accessory load by simple wire connections such as wire nuts, screw terminal blocks, or other known mateable and dematable connections.

FIG. 3 illustrates a block diagram of a first embodiment of a process variable transmitter 200. Transmitter 200 senses a process variable 202. The process variable 202 can be differential pressure (as illustrated in FIG. 1), gage pressure, absolute pressure, flow, temperature, pH, fluid conductivity, density, chemical composition or other known process variables of materials handled in a process plant such as a chemical plant, a paper mill, a water treatment installation or the like.

-6-

The transmitter 200 includes a housing 204 that includes an electrical connector 206. The electrical connector 206 is mateable and demateable with an accessory load (such as feature module 102 illustrated in FIG. 1). The connector 206 includes a bus contact 208 and a common contact 210, which is grounded in some installations.

The transmitter 200 includes a transmitter circuit 212 that has a common conductor 214 coupled to the common contact 210. The transmitter circuit 212 provides a supply conductor 216, a serial input 218 and a serial output 220. The transmitter 200 includes a process variable sensor 213. In one preferred arrangement, the process sensor 213 comprises a pressure sensor.

The transmitter circuit 212 has a two wire transmitter output interface at transmitter output leads 222, 224 that draws a transmitter current 226 from a two wire process control bus such as field wiring 124 in FIG. 1. The transmitter circuit 212 provides a transmitter current limit on the two wire process control bus, typically about 25 milliamperes. The two wire process control loop provides all of the transmitter's energization. In a preferred arrangement, the two wire transmitter output interface comprises a 4-20 mA controlled current. HART digital signaling can also be superimposed on the 4-20 mA controlled current to provide digital communication over the control loop.

The transmitter 200 includes a receiver circuit 230 coupled to the serial input 218 and also coupled to the bus contact 208 by a serial bus 232. A supply limiter circuit 234 draws a supply current from the supply conductor 216 and provides a stored energy output 236. The supply limiter circuit 234 providing a supply current limit on the amount of current that it can draw from the supply conductor 216. The supply current limit is typically an extremely small amount such as 500 microamperes. The supply current limit ensures that the power demands of the physical layer circuit can't drive the transmitter output current over an alarm loop level (typically 3.5 mA), even if the bus is shorted.

-7-

The transmitter 200 includes a recessive driver circuit 238 that draws or derives a drive current 240 from the stored energy output 236. The recessive driver circuit 238 couples the drive current 240 to the serial bus 232. The recessive driver circuit 238 provides a drive current limit on the amount of driver current 240. The drive current limit is typically 5 milliamperes. If a storage capacitor 284 (described below in connection with FIG. 5) is depleted, the supply current limit circuit still limits the recharge rate of the storage capacitor 284 to 500 microamps, thereby keeping the 4-20 mA loop within the alarm low level. Alternatively, the recessive driver circuit limit is set at 5 mA to

10 keep the storage capacitor 284 from being totally discharged on the first low state on the bus. The recessive driver current limit is set high enough to drive 100 feet of cable capacitance plus LCD input capacitance from a LOW state to a HIGH state in 2/8ths of a bit time.

The transmitter 200 also includes a dominant driver circuit 242 coupled

15 between the serial output 220 and the serial bus 232. The dominant driver circuit 242 has a dominant state in which it conducts the drive current 240, and an inactive state in which the drive current 240 is available to the accessory load connected to the bus contact 208 and the common contact 210. During the inactive state, the recessive driver circuit 238 provides energization to the

20 accessory load. The dominant driver circuit 242 switches back and forth between its dominant state and its inactive state to transmit digital data to the accessory load. In a preferred arrangement, the various non-hardware layers of

the digital data is formatted according to a controller area network (CAN) protocol.

25 FIG. 4 illustrates a block diagram of a second embodiment of a process variable transmitter 300. Transmitter 300 is similar to transmitter 200 illustrated in FIG. 3, however, certain additional features are included in transmitter 300. Reference numerals used in FIG. 4 that are the same as reference numerals used in FIG. 3 identify the same or similar features.

-8-

In FIG. 4, the transmitter output leads 222, 224 are connected to a two wire 4-20 mA industrial control loop (also called a telemetry loop) that provides all of the energization to the transmitter 300. The two wire 4-20 industrial control loop is illustrated as a voltage source or power supply 250 in series with
5 a load resistor 252. Typically the voltage across the load resistor 252 is coupled to a controller or a process control system.

Also in FIG. 4, a serial interface 254 is illustrated as part of the transmitter circuit 212. The serial interface 254 provides the serial input 218 and the serial output 220. The serial interface 254 is preferably part of a custom
10 microprocessor, such as an ATMEL 8 bit microcontrol unit with CAN controller, ATMEL part number T89C51CC01 sold by ATMEL Corporation, 2325 Orchard Parkway, San Jose CA 95131 USA. An MCP2510 Stand-alone CAN controller with SPI interface from Microchip Technology, Inc. can also be used, for example, with a Rapidfire configuration.

15 In FIG. 4, the dominant driver circuit 242 provides feedforward coupling along a line 256 to the receiver circuit 230. The receiver 230 adjusts a receiver threshold responsive to the feedforward output 256. The feedforward coupling allows the receiver circuit output 218 to respond quickly to a change to a low logic state of the serial bus when the change of state is initiated by the dominant
20 driver circuit 242. The quickly responding receiver circuit output 218 is coupled on line 258 to the recessive driver circuit 238, and the recessive driver circuit 238 quickly reduces drive current 240 during the low logic state to a low level to save power. The receiver 230 effectively generates a drive reduction output on line 258 that is active when the serial bus is in a LOW state. The drive reduction
25 output on line 258 couples to the recessive driver circuit. The recessive driver circuit 238 reduces the drive current 240 responsive to the drive reduction output on line 258. The dominant driver circuit 242 generates the feedforward output 256 that is active after a change of state of the serial bus 232.

-9-

A startup circuit 260 couples to the serial bus 232. The startup circuit 260 provides current to the serial bus 232 during a startup interval. The serial bus 232 includes a voltage limiter circuit coupled between the serial bus 232 and the bus contact 208. The voltage limiter comprises two clamping diodes 262
5 coupled between the serial bus 232 and power supply rails, and also includes a current limiting resistor 266 in series between the serial bus 232 and the bus contact 266. The voltage limiter helps protect against static electricity discharged into the bus contact 208.

In this embodiment, the dominant driver 242 couples to a diode 270 that is
10 biased to provide a 0.6volt voltage pedestal above the common conductor voltage (dc common). When the dominant driver 242 is in an active or LOW state, the dominant driver 242 essentially connects the serial bus 232 to the diode 270. The LOW state on the serial bus 232 is thus 0.6 volts or more above the dc common level. Less power is consumed by avoiding discharging the
15 capacitances connected to the serial bus 232 all the way down to the dc common level. 16.

A voltage difference between bus contact and the common contact is a regulated voltage difference over an operating temperature range and the receiver circuit is temperature compensated over the operating temperature
20 range to accept the regulated voltage difference. When used in remote applications, this arrangement has the benefit of more uniform switching losses (fVppC) over the operating temperature range of the circuits. This enhances
long runs of cables between the process variable transmitter and the remote device (LCD).

25 In addition to a supply conductor 216 at 4.3 volts, the transmitter circuit 212 also supplies a lower supply on line 280 at 3.0 volts. The HIGH level on the serial bus 232 is reduced to 3.0 volts or less, and power consumption is reduced.

The supply limiter circuit 234 includes a current limiter 282 and an energy store 284. The arrangement of the current limiter 282 and the energy

-10-

store 284 allows the recessive driver circuit 238 to instantaneously provide a current 240 that is higher in amplitude than the instantaneous amplitude of the supply current on supply conductor 216.

FIGS. 5-6 together illustrate one embodiment of a schematic diagram of a physical layer 400 for a bus in a process variable transmitter. A bottom edge of FIG. 5 can be arranged above a top edge of FIG. 6 to form a complete schematic. Physical layer 400 is similar to the bus physical layer of transmitter 300 illustrated in FIG. 4. Reference numerals used in FIGS. 5-6 that are the same as reference numerals used in FIG. 4 identify the same or similar features.

RECEIVER. In this embodiment, receiver 230 includes a low power CMOS comparator 402. The use of the comparator 402 allows use of a resistive divider 404, 406 to provide flexibility in receive threshold settings. A feedback resistor 408 provides a small amount of input hysteresis for improved noise immunity. Pursuant to this embodiment, a high input tolerant voltage CMOS inverter 410 level shifts the receive comparator output from 4.3 volts at 218 to 3.0 volts for input into a microprocessor.

DOMINANT DRIVER CIRCUIT. Referring to FIG. 6, the serial bus 232 is driven from a recessive (high) state to a dominant (low) state with a low On - Resistance FET 420 in the dominant driver circuit 242. The FET 420 has a high impedance input 423 that minimizes drive current consumption at the high impedance input. Several features are included in the dominant driver circuit 242 to manage current consumption. When the receive comparator 402 senses a low condition on the serial bus 232, the recessive driver circuit 238 is at least partially shut off to stop full driver current from flowing through the dominant driver 242 while it is in the dominant state. This helps to minimize power losses during communications. To further reduce losses, the source lead 422 of the FET 420 is connected in series with a diode 270 to clamp the low voltage level on the serial bus 232 to one diode drop (0.6 volts) above dc common at 214. This reduces the output voltage swing on the serial bus 232 which reduces

-11-

communication power losses due to charging and discharging capacitive loads on the serial bus 232. The diode pedestal 270 limits the peak to peak signal amplitude on the serial bus 232 to about 3 volts to reduce communications current loss when driving a fully loaded bus. Diode 270 also preferably
5 temperature compensates the signal level so it tracks both supply voltage on line 280 and the receive thresholds.

Power consumption during communications is dominated by the charging and discharging of load capacitance connected to the serial bus 232. The charging current I is approximated by $I = C * V_{pp} * f$, where C is load
10 capacitance, V_{pp} is peak-to-peak voltage and f is frequency. Current can be reduced by limiting V_{pp} . The high state is preferably limited to about 3.6 Volts via the start up transistor 430. The peak-to-peak voltage is preferably limited to about 3 volts which minimizes current consumption when driving capacitive loads.

15 A benefit of the diode pedestal 270 is that it temperature compensates the signal level on bus 232 to line 236 and the receive thresholds. This is true because line 236 is one base-emitter junction voltage drop (V_{be}) above line 280, and the low signal is clamped to one diode drop above ground and the receive thresholds are established via a resistive divider 404, 406 that is referenced at 2
20 diode drops above ground.

The FET 420 switches fast enough to generate inductive ringing on the edges, so, resistor 424 and capacitor 426 were added to provide a low pass filter
which slows the FET and rounds off the switching edges to avoid ringing. Resistor 428 is a small series resistor which also helps to reduce ringing.

25 DOMINANT DRIVER FEEDFORWARD. In one embodiment, a feedforward capacitor 450 is coupled between the FET input 423 and the resistive voltage divider 404, 406 to provide additional reduction in switching current losses by quickly turning the recessive driver 238 off when the dominant driver 242 transmits a dominant low bit. To minimize switching losses when the

-12-

dominant driver 242 transmits a low bit, the recessive driver 238 needs to be shut off as soon as possible. The feed forward capacitor 450 provides an AC path to the positive input of the receive comparator 402. When the dominant driver 242 transmits a low, the comparator 402 senses the TX transition (from level shifter 409) and shuts the recessive driver 238 off before the serial bus 232 has had time to transition to a low state.

RECESSIVE DRIVER. Referring to FIG. 5, the recessive driver 238 can generate noise as well. Resistor 432 works with parasitic capacitance of transistor 434 to slow the action of transistor 434 and reduce switching noise.

The serial bus 232 is driven from a dominant low to a recessive high state with a current limited FET 436 in the recessive driver circuit 238. The FET 436 has a high impedance input 437 that minimize input current. In one embodiment, the recessive driver current limit is set at approximately 5 mA to prevent the bulk storage capacitor 284 from being discharged too quickly when going from a high to low state. The recessive driver 238 is turned on via a pulse width limited circuit. The pulse width can be limited by non-hardware layers of the communication protocol, by an RC time constant associated with the feedforward capacitor 450 or a combination of both. When the receive comparator 402 senses a high on the serial bus 232, the recessive driver 238 is latched in the ON state to source DC power to the serial bus 232. If the bus is accidentally shorted or if two feature devices try to communicate at once where an external device pulls the serial bus 232 low while the other device tries to pull it high, the dominant driver 242 dominates, or wins out over the recessive driver 238. In the CAN protocol, for example, this is defined as bit arbitration. Then the receive comparator 402 detects the low and the recessive driver shuts off after the pulse width time limit expires. This is done to limit the amount of power that is shunted to ground during a bit arbitration, (or when the bus happens to be shorted). If bit arbitration occurs, the CAN engine in the

-13-

microprocessor senses that the bus is active, stops sending its message and wait until the end of the current message to retransmit.

Use of driver current that is recessive reduces switching losses by limiting the peak current that can flow from the serial bus 232 to dc common
5 214 during communications. In one embodiment, this allows 5 mA peak current flow from the bulk storage capacitor 284 to a device drawing power from the bus regardless of the voltage level on line 236. This allows the dominant (low) driver 242 to control the serial bus 232.

The receiver section 230 holds the recessive driver 238 ON when the
10 serial bus 232 is high to source DC power to the serial bus 232. The comparator 402 shuts off the recessive driver transistor 436 when the serial bus 232 is LOW to stop current from flowing to the serial bus 232. The recessive driver current limit transistor 434 senses current through resistor 438 and limits the drive voltage on the recessive drive transistor 436.

15 The recessive driver 238 limits the time in which current is allowed to flow to the serial bus 232 during bit arbitration. The feedforward capacitor 450 is sized to set the time limit.

The recessive driver 238 is current limited to allow a dominant low driver (such as dominant driver 423 or a dominant driver in an accessory load)
20 to override the recessive driver 238 and control the bus 232. In addition, the recessive driver 238 limits the amount of current that flows to ground during communications or bit arbitration thus reducing switching losses. The current
limit in the recessive driver 238 is set high enough to provide adequate noise immunity and guarantee the driver can provide adequate power to an accessory
25 load such as LCD 120 (FIG. 1) that draws all of its energization or power from the bus 232.

When the serial bus 232 is a CAN bus, the bus 232 may be low for a maximum of five bit times, as limited by non-hardware layers of the CAN protocol. The CAN protocol provides that the sixth bit be stuffed as a high bit to

-14-

provide a synchronization edge. The bulk storage capacitor 284 stores charge during the low bits so that the physical layer can transfer the charge to the bus 232 during the next high bit to ensure the proper average power is maintained. The stuffed high bit provides an opportunity to transfer the charge. In order to
5 do this the recessive driver must be capable of providing enough peak current so that in 1 bit time enough of the stored charge can be transferred to the accessory load to power it during 5 consecutive low bit times as allowed by the CAN protocol.

In addition, the driver must be able to pull a fully loaded CAN bus high
10 in less than 2/8th of a bit time in order to meet timing requirements.

Recessive driver current is sensed through resistor 438. In one embodiment, when the voltage across it reaches about 0.6 Volts, transistor 434 turns on to limit current flow through the FET 436.

When the serial bus 232 is low, the recessive driver 238 is turned off to
15 prevent current from flowing needlessly into ground via the serial bus 232. This is accomplished by monitoring the serial bus 232 with the receiver comparator 402. When the serial bus is low, the receiver comparator output on line 258 is high which turns the recessive driver 238 off. When the serial bus 232 is high, the comparator output 258 is low which turns the recessive driver 238 on to
20 source power to the serial bus 232. This function is accomplished by connecting the output of the comparator 402 to the gate of the recessive driver FET 436 via resistor 440.

When the physical layer asserts a high bit, it sources current to the bus 232 via the recessive driver 238. If the bus 232 is held low due to a short or an
25 accessory load pulling the bus 232 low, such as in bit arbitration, current would flow to ground and would be wasted. To minimize losses in this case, the recessive driver 238 attempts to pull the bus 232 high for a limited time. If the bus 232 is held low, the receive comparator 402 will not switch permanently to hold the recessive driver 238 on and the recessive driver 238 will shut off after a

-15-

fixed time period. The feed forward capacitor 450 along with resistors 424, 404, 406, 408 set up an RC time limit for this purpose. When a TX high is asserted, a low voltage on line 220 is sent to a positive input of the receive comparator 402 via capacitor 450 which turns the recessive driver 238 on. If the bus 232 is held
5 low, the receive comparator 402 does not permanently hold the recessive driver 238 on. Once capacitor 450 is fully charged there is no longer a low at the positive input of the comparator 402 so the recessive driver 238 shuts off. The time limit must be set long enough to ensure that a fully loaded bus can be pulled high before the comparator times out.

10 SUPPLY LIMITER & BULK STORAGE CAPACITOR. In this embodiment, DC power is sourced to accessory loads (such as an LCD) via the bus 232 whenever the bus 232 is in a recessive state. During a dominant state, charge is stored in the bulk capacitor 284 and then sourced as a high current pulse to the bus 232 once the bus 232 returns to a recessive state.

15 The physical layer power is provided via a first current limited source 234 that is designed to limit current drawn from the supply conductor to 500uA typical. This supply limiter circuit 234 is essential to ensure that an overloaded bus 232 does not force the transmitter outside of its budgeted quiescent current range.

20 The supply limiter 234 limits direct current available to the bus 232 to prevent an overload from creating an on scale error on the 4-20mA transmitter current loop. The bulk storage capacitor 284 stores charge when the bus 232 is

low. When the bus 232 is high, charge is transferred to a device being powered off the bus 232.

25 SUPPLY LIMITER CIRCUIT. As shown in FIG. 5, the supply limiter circuit 234 is critical to the operation of a 4-20 mA device that uses CAN communications. It ensures that an overloaded CAN bus can not draw enough current to drive the total transmitter output current above the maximum low alarm current allowed for the design. Operational amplifier 452 is a rail to rail

-16-

I/O component which controls FET 454 to establish the current limit. Resistor 456 is the sense resistor. Resistors 458, 460 are a voltage divider that establishes a current limit reference. The current limit circuit is referenced between the line 280 and the line 216 to ensure an orderly start-up sequence of the transmitter.

5 In order to provide power to an accessory load on the bus 232 in an efficient manner, the physical layer must store charge while the bus 232 is low and transfer charge to the bus 232 when the bus 232 switches back high. The bulk capacitor 284 accomplishes this.

 Since capacitor 284 is charged via FET 454 which is current limited, its
10 voltage will drop momentarily when the bus 232 pulls high peak current from it. In one embodiment, capacitor 284 must be large enough in value to maintain a 3.0 Volt working voltage during communication. This ensures that a CAN device such as an LCD has sufficient supply voltage to operate. The capacitor 284 will be replenished between communication packets. There are two cases to
15 consider. The first is after a string of 5 low bits. The recessive driver 238 will supply a current pulse to the bus 232 to keep the average current constant. The worse case condition is with an accessory load on the bus drawing maximum average current. Since capacitor 284 is preferably clamped to about 3.6 volts, it may drop at the start of a communications packet to provide peak current to the
20 bus 232. The voltage drop is limited to an acceptable level because capacitor 284 charges up during low bits before transferring the stored charge on the next high bit.

 This situation becomes a bit more complicated if the bus is fully loaded such as with a 100 foot long remote LCD cable. The voltage on capacitor 284
25 will drop as it charges the load during communications. For simplicity, a CAN device such as an LCD does not need to draw power during a communications packet. The accessory load has enough of its own bulk capacitance to ride through the communication event. The worse case condition would be when a string of 1's and 0's is being transmitted. By design, the current required to drive

-17-

this, ($I_{load} = C_{load} * V_{pp} * f$), is less the CAN current limit so the voltage on capacitor 284 will not drop. In fact, it will charge up and begin powering the bus which means the assumption that the LCD is not powered during communications is a conservative one. In addition, the current consumed to
5 drive the maximum specified capacitive load must be low enough to allow capacitor 284 to recharge between messages.

The second case to consider is ripple due to bit arbitration. In this case the recessive driver 238 will supply current to the bus 232 for the entire fixed time limit set by the feedforward capacitor 450. Capacitor 284 is large enough in
10 value to keep the ripple below 100 mV in this case. The bulk capacitor 284 needs to be recharged between arbitration events. Since an event can only happen once per message maximum, there is plenty of time to charge capacitor 284.

STARTUP CIRCUIT. In order to start-up properly when power is first
15 applied or to recover from a shorted CAN bus, there needs to be an alternate path that sources current to the bus. To meet this requirement, a PNP transistor 430 turns on to source power to the bus after the bulk storage capacitor is fully charged. The startup circuit 260 pulls the CAN bus high at start up or upon fault recovery after the bus has been shorted to ground. The startup circuit 260
20 provides an orderly power up and efficient use of power by allowing the bulk capacitor 284 to fully charge before sourcing any current to the bus. The CAN physical layer turns the recessive driver 238 off when the bus 232 is low to
conserve current. This poses a problem at start up or after the bus has been shorted to ground. Since the bus is low in either of these cases, the recessive
25 driver will be turned off. Nothing would pull the bus high to start it up or recover from a shorted condition. A bipolar PNP transistor 430 provides the pull up path to perform this function. The emitter of the transistor 430 is connected to line 236 by way of the resistor 438, the base is connected to line 280 and the collector is connected to the bus 232. In this embodiment, once line 236 reaches

-18-

about 3.6 Volts, transistor 430 will turn on and source current to the bus 232. This creates a 3.6 Volt rail 236 which is sufficient for the physical layer requirements. Once the rail 236 is at 3.6 Volts, capacitor 284 is fully charged so there is no where to store additional charge. It is acceptable to source current to
5 the bus as a pull up mechanism. If the bus is shorted, current will flow to ground but line 236 will be fixed at 3.6 Volts. If there is no DC load on the bus the current will flow through transistor 430 base/emitter junction and into the 3.0 Volt rail¹ to be reused. An additional benefit is that the physical layer draws a fixed current at all times so that the DC power limit circuit is not in a dynamic
10 application and thereby keeping switched loads associated with the serial bus isolated from the 4.3 volt internal rail and from the 4-20 mA loop regulation circuitry. This allows the use of a relatively slow, low power OpAmp 452.

MICROPROCESSOR. In one embodiment, the CAN Engine can reside within a custom microprocessor made by ATMEL. It performs error checking
15 and drives the transmit and receive ports RX, TX per CAN protocol. The CAN engine is not a part of the physical layer but the design of the physical layer takes into account the characteristics of the non-physical layers in the CAN engine.

FIG. 7 illustrates a schematic circuit diagram of an alternative embodiment of a
20 start up circuit 500 that includes a low CAN voltage detect diagnostic output 502. In a preferred arrangement, the diagnostic output is indicative of stored energy, and a microprocessor receives the diagnostic output. In this circuit 500, transistor 504 turns on when the stored energy output 506 is up to about 3.6 Volts and sends a high voltage on line 502 to a microprocessor indicating a
25 stable voltage is established. Resistor 508 causes the voltage on line 506 to rise high enough to ensure that transistor 504 turns on. Resistor 508 is low enough resistance to keep line 506 as near to 3.6 Volts as possible. Resistor 510 is much larger resistance than Resistor 508. Resistor 510 limits the current that flows

-19-

through transistor 430's base/emitter junction and ensures that transistor 430 turns on and saturates.

FIG. 8 illustrates a schematic diagram of an alternative embodiment of a supply limiter circuit 600. The limiter circuit 600 provides a software and/or hardware selectable DC current limit threshold for versatility. If port 602 is low, transistor 604 will be off and amplifier 606 will be saturated high to turn the current in transistor 608 off. If port 602 is high, transistor 604 is on and a current limit threshold is established via voltage divider 610, 612. Two thresholds can be selected in this configuration. Additional thresholds can be made available if additional ports are utilized.

It is to be understood that even though numerous characteristics and advantages of various embodiments of the invention have been set forth in the foregoing description, together with details of the structure and function of various embodiments of the invention, this disclosure is illustrative only, and changes may be made in detail, especially in matters of structure and arrangement of parts within the principles of the present invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed. For example, the particular elements may vary depending on the particular application for the process variable transmitter while maintaining substantially the same functionality without departing from the scope and spirit of the present invention. The teachings of the present invention can be applied to other process instruments without departing from the scope and spirit of the present invention.

-20-

WHAT IS CLAIMED IS:

1. A process variable transmitter, comprising:
 - connections that are mateable and demateable with an accessory load;
 - the connections including a bus contact and a common contact;
 - a transmitter circuit having a common conductor coupled to the common contact, and having a supply conductor, and having a serial input and a serial output;
 - a receiver circuit coupled to the serial input and coupled to the bus contact by a serial bus;
 - a supply limiter circuit drawing a supply current from the supply conductor and providing a stored energy output; the supply limiter circuit providing a supply current limit;
 - a recessive driver circuit drawing a drive current from the stored energy output and coupling the drive current to the serial bus, the recessive driver circuit providing a drive current limit; and
 - a dominant driver circuit coupled between the serial output and the serial bus; the dominant driver circuit having a dominant state in which it conducts the drive current to the common conductor, and an inactive state in which the drive current is available to the accessory load.
2. The process variable transmitter of Claim 1 wherein the transmitter circuit has a two wire transmitter output interface that draws a transmitter current from a two wire process control bus, the transmitter circuit providing a transmitter current limit.
3. The process variable transmitter of Claim 2 wherein the two wire process control loop provides all of the transmitter's energization.
4. The process variable transmitter of Claim 3 wherein the two wire transmitter output interface comprises a 4-20 mA controlled current.

-21-

5. The process variable transmitter of Claim 1 wherein the recessive driver provides energization to the accessory load.
6. The process variable transmitter of Claim 1 wherein the dominant driver switches back and forth between its dominant state and its inactive state to transmit digital data to the accessory load.
7. The process variable transmitter of Claim 6 wherein the recessive driver provides energization to the accessory load when the dominant driver is in its inactive state.
8. The process variable transmitter of Claim 7 wherein the digital data is formatted according to a controller area network (CAN) protocol.
9. The process variable transmitter of Claim 1, further comprising:
 - a startup circuit coupled to the serial bus, the startup circuit providing current to the serial bus during a startup interval.
10. The process variable transmitter of Claim 1 wherein the serial bus includes a voltage limiter circuit.
11. The process variable transmitter circuit of Claim 1 wherein the transmitter circuit includes a pressure sensor.
12. The process variable transmitter of Claim 1 wherein the receiver generates a drive reduction output that is active when the serial bus is in a LOW state, and the drive reduction output couples to the recessive driver circuit.
13. The process variable transmitter of Claim 12 wherein the recessive driver circuit reduces the drive current responsive to the drive reduction output.
14. The process variable transmitter of Claim 1 wherein the dominant driver circuit generates a feedforward output that is active after a change of state of the serial output, the feedforward output coupling to the receiver.
15. The process variable transmitter of Claim 14 wherein the receiver adjusts a receiver threshold responsive to the feedforward output.
16. The process variable transmitter of Claim 1 wherein a voltage difference between bus contact and the common contact is a regulated voltage difference

-22-

over an operating temperature range and the receiver circuit is temperature compensated over the operating temperature range to accept the regulated voltage difference.

17. The process variable transmitter of Claim 1 further comprising a liquid crystal display (LCD) circuit that is coupled to the connections, the process variable transmitter energizing and controlling the liquid crystal display circuit.

18. The process variable transmitter of Claim 17 wherein the liquid crystal display circuit is disposed in a location that is remote from the process variable transmitter.

19. The process variable transmitter of Claim 1 further comprising a temperature sensor module that is coupled to the connections, the process variable transmitter communicating with and energizing the temperature sensor module.

20. The process variable transmitter of Claim 19 wherein the temperature sensor module is disposed in a location that is remote from the process variable transmitter.

21. The process variable transmitter of Claim 1 further comprising a pressure sensor module that is coupled to the connections, the process variable transmitter communicating with and energizing the pressure sensor module.

22. The process variable transmitter of Claim 21 wherein the pressure sensor module is disposed in a location that is remote from the process variable transmitter.

23. The process variable transmitter of Claim 1 wherein the startup circuit generates a diagnostic output indicative of stored energy, and the process variable transmitter further comprises a microprocessor receiving the diagnostic output.

24. The process variable transmitter of Claim 1 further comprising a microprocessor having a microprocessor port coupled to the supply limiter circuit, the microprocessor controlling the magnitude of the supply current limit.




FIG. 1




FIG. 2




FIG. 3





FIG. 4

FIG. 5



400




FIG. 6




FIG. 7




FIG. 8

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number
WO 2004/023423 A3

(51) International Patent Classification⁷: **G08C 19/02**

(21) International Application Number:
PCT/US2003/027561

(22) International Filing Date:
3 September 2003 (03.09.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/236,874 6 September 2002 (06.09.2002) US

(71) Applicant: ROSEMOUNT INC. [US/US]; 12001 Technology Drive, Eden Prairie, MN 55344 (US).

(72) Inventors: TRIMBLE, Steven, R.; 4428 Coachman Lane NE, Prior Lake, MN 55372 (US). ORTH, Kelly, M.; 15621 Highview Drive, Apple Valley, MN 55124 (US). NELSON, Richard, L.; 1070 Lyman Court, Chanhassen, MN 55317 (US). TYSON, David, G.; 16367 South Manor Road, Eden Prairie, MN 55346 (US).


(74) Agents: BOHN, David, C. et al.; Westman, Champlin & Kelly, P.A., Suite 1600 - International Centre, 900 Second Avenue South, Minneapolis, MN 55402-3319 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT (utility model), AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ (utility model), DE (utility model), DK (utility model), DM, DZ, EC, EE (utility model), EF, ES, FI (utility model), FL, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK (utility model), SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,

[Continued on next page]

(54) Title: LOW POWER PHYSICAL LAYER FOR A BUS IN AN INDUSTRIAL TRANSMITTER



(57) Abstract: A process variable transmitter (200) connects a serial bus (232) to an accessory load. A supply limiter circuit (234) provides a first supply current limit and provides a stored energy output (236). A recessive driver circuit (238) draws a drive current from the stored energy output (236) and couples the drive current to the serial bus (232). The recessive driver circuit (238) provides a drive current limit. A dominant driver circuit (242) has a dominant state in which it conducts the drive current, and an inactive state in which the drive current is available to the accessory load.

WO 2004/023423 A3



SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

- *with international search report*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

(88) Date of publication of the international search report:

12 August 2004

INTERNATIONAL SEARCH REPORT

International Application No.

PCT/US 03/27561

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G08C19/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 G08C

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 895 209 A (EMERSON ELECTRIC CO) 3 February 1999 (1999-02-03) page 3, line 53 - page 4, line 29 page 5, line 55 - page 6, line 15	1-5, 11, 17
A	US 2002/011115 A1 (FRICK ROGER L) 31 January 2002 (2002-01-31) paragraph '0023! - paragraph '0038!	1-4, 11

☐ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the international search

7 June 2004

Date of mailing of the international search report

15/06/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Pham, P

INTERNATIONAL SEARCH REPORT

Information on patent family members

national Application No

RU/US 03/27561

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0895209	A	03-02-1999	US 5959372 A	28-09-1999
			CA 2230250 A1	21-01-1999
			DE 69822253 D1	15-04-2004
			EP 0895209 A1	03-02-1999
			IL 125388 A	10-02-2002
US 2002011115	A1	31-01-2002	US 6295875 B1	02-10-2001
			DE 10221931 A1	28-11-2002
			JP 2003042881 A	13-02-2003
			AU 4710700 A	05-12-2000
			BR 0010542 A	23-04-2002
			CA 2373413 A1	23-11-2000
			CN 1350636 T	22-05-2002
			EP 1181518 A1	27-02-2002
			EP 1413867 A2	28-04-2004
			EP 1413868 A2	28-04-2004
			EP 1408317 A2	14-04-2004
			EP 1418413 A2	12-05-2004
			EP 1413865 A2	28-04-2004
			EP 1413866 A2	28-04-2004
			JP 2002544514 T	24-12-2002
			WO 0070321 A1	23-11-2000